This paper presents a novel gate sizing methodology to minimize the leakage power in the presence of process variations. The leakage and delay are modeled as posynomials functions to formulate a geometric programming problem. The existing statistical leakage model of [18] is extended to include the variations in gate sizes as well as systematic variations. We propose techniques to efficiently evaluate constraints on the α-percentile of the path delays without enumerating the paths in the circuit. The complexity of evaluating the objective function is O(|N | 2 ) and that of evaluating the delay constraints is O(|N | + |E|) for a circuit with |N | gates and |E| wires. The optimization problem is then solved using a convex optimization algorithm that gives an exact solution.
INTRODUCTION
The lack of process uniformity in the semiconductor manufacturing has caused variability to become the primary cause of concern for nanometer scale CMOS design. Significant research efforts have focused on understanding the causes and effects of spatial variations [24, 23, 13, 1, 10, 15, 26] . The variations are caused by either global effects [24] * Any opinions, findings, and conclusions or recommendations expressed in this material are those of the author(s) and do not necessarily reflect the views of the National Science Foundation. This work was carried out at the NSF's State/Industry/University Cooperative Research Centers' (NSF-S/IUCRC) Center for Low Power Electronics (CLPE). CLPE is supported by the NSF (Grant #EEC-9523338), the State of Arizona, and an industrial consortium. This work was also supported by NSF through grant #CCR-0205227. † Full version of this paper is available at:http://veda.eas.asu.edu/papers/bhardwaj-dac05.pdf such as mask imperfections and lens aberration, or local effects [9] such as layout pattern variations.
As shown in [1] , for 30% variations in the circuit delay there can be 20X variations in the leakage current. Various design techniques for leakage reduction such as transistor stacking [12] , sleep transistor insertion [8] , body biasing [14] and driving the circuit into a minimum leakage sleep state have been proposed in the past. The power savings accrued by these techniques can be supplemented by gate sizing and dual-threshold voltage (Vt) assignment [29, 20, 7, 21] . Traditional deterministic gate sizing [19, 3] and dual-Vt assignment techniques [6] can be classified into two major categories: discrete optimization approaches and non-linear optimization techniques. In discrete optimization techniques, starting with an initial feasible implementation (say, all gates assigned the smallest gate size and low-Vt), the gates to be sized up (or assigned a higher Vt) are selected based on their sensitivities. In every iteration, the timing constraints are checked for any possible violations. These techniques provide good solutions but because of large number of feasible solutions, it is difficult to guarantee the optimal solution. Non-linear programming based techniques use suitable models for the objective function (power) and the constraints (delay) to formulate an optimization problem. This problem can then be solved using non-linear optimization techniques [5, 19] to obtain an optimal solution.
In the presence of process variations, the parameters have to be modeled as random variables. Due to this, there has been an increased interest in techniques for statistical analysis [27] and optimization of circuit performance. A number of statistical optimization methods ( [4, 25] to name a few) have been proposed in the past. These approaches are primarily based on evaluating the yield (probability that a design has acceptable performance) as the integral of the joint probability distribution (jpdf) of the circuit performance φ over its acceptability region, A φ . Once an approximation to A φ is obtained, the design center is moved to the interior of A φ such that the yield is maximized. Because of their high computational complexity, these techniques are suitable only for small circuits where the number of design parameters is small. Another class of statistical optimization techniques [22, 17] have been proposed recently. These techniques are similar to the deterministic optimization techniques described above but they model the variability in the device parameters.
In this paper we present a statistical optimization approach based on modeling the statistics (mean and second moment) of leakage and delay as posynomial functions [16] of nominal gate sizes. A function of mean and variance of leakage is minimized subject to constraints on α-percentile of the delay. The posynomial functions can be transformed into convex functions by a variable transformation. This
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convex optimization problem is then solved to obtain a globally optimal solution [19] .
The organization of rest of the paper is as follows: The problem is formally defined in Section 2. Section 3 describes the statistical leakage and delay models used in the formulation. The proposed solutions is discussed in detail in Section 4. Finally the experimental results and conclusions are described in Sections 5 and 6.
PROBLEM FORMULATION
Let a circuit be represented using a Directed Acyclic Graph (DAG) G = (N, E), where N = {1, 2, .., n} is the set of nodes and E = {(i, j) : i, j ∈ N } is the set of edges. The nodes correspond to the gates in the original circuit. An edge (i, j) represents that gate i fanouts to gate j.
Let the parameter space for each gate i be defined aŝ
, where r denotes the number of parameters. In the presence of process variations, each of these parameters is a random variable. Hence, if Ω denotes the space of manufacturing outcomes,ûi : Ω → R r is a function that maps every outcome ω ∈ Ω to a point in an r-dimensional Euclidean space. Hence, the parameters for the manufacturing outcome ω are given by b
). The parameters considered in this work include the gate length (Li), threshold voltage (Vi), the gate size (wi) and the oxide thickness (Ti). For simplicity, the parameters are modeled as independent random variables. Other parameters such as supply voltage (V dd ) are modeled as deterministic quantities. For convenience, henceforth the explicit dependency ofû on the argument ω will not be shown.
The circuit leakage and delay under this variational model are also random variables as they are functions of random parameters. Let IT denote the total leakage of the circuit and Dp denote the delay of path p ∈ P, where P represents the set of paths in the circuit. The stochastic leakage minimization problem can now be formulated as follows min ω∈Ω IT (û1,û2, ..,ûn, ω)
sub. to P(Dp(û1, ..,ûn, ω) ≤ Treq) ≥ α ∀ p ∈ P. (2) where P(X ≤ x) denotes the probability that the random variable X is less than or equal to x. α can be considered to be a confidence level. As the number of manufacturing outcomes ω can be infinite, it does not make sense to solve the optimization problem for every ω. Moreover, solving for a single ω will give the optimal choice of parameters for that particular manufacturing outcome (the probability of which is close to zero). Hence, a more relevant objective would be some statistic (such as mean or variance) of the leakage current. From Figure 1 , it can be seen that minimizing the expected value of the leakage without any regard to its variance results in an increased number of chips having lower frequency (curve A). Whereas, minimizing just the variance without optimizing the mean leaves a scope of reduction in the leakage of the manufactured circuits (curve B). Hence the goal of maximizing the leakage yield can be achieved by minimizing a linear combination of the square of the mean and the variance of leakage (curve C). Thus, the new objective becomes λ µ
The constraints on the path delay probability as shown in (2) can be translated into constraints on the α-percentile (zα[Dp]) of the path delay. zα[X] is defined as the smallest value of the random variable X for which its cumulative distribution function is greater than 0.01 × α. The stochastic leakage minimization problem can now be written as a deterministic optimization problem in the following form
The model parameter u is modeled as u = uo + us + u ξ , where uo is the value of the parameter specified by the designer (e.g. gate sizes) or determined by the technology (e.g. gate length), us is the systematic component of the variations and u ξ ∼ N (0, σ 2 (uo)) is the random component of the variations. N (0, σ 2 (uo)) represents a normal random variable with 0 mean and variance σ 2 (uo). u can then be written as u ∼ N (uo +us, σ 2 (uo)), where σ 2 (uo) is the variance of the parameter u as a result of specifying the value uo. Hence uo are the decision variables of the optimization problem. In this work, the only decision variables considered are the gate sizes (wo,i).
There seems to be a consensus in the design as well as EDA community that the variations in a parameter increase if the nominal value of that parameter is decreased. Based on this, we model the variance of the circuit size wi as being inversely proportional to its nominal value wso,i. Thus
where kw and l are model parameters. A circuit can potentially have exponential number of paths. Section 3.2 discusses how to overcome this problem by modifying the set of constraints so that all the constraints can be replaced by a single constraint. This single constraint can be obtained by performing a single PERT-like traversal of the circuit DAG.
LEAKAGE AND DELAY MODELS
Recent advances in the statistical models for leakage [18] have provided an opportunity for development of statistical optimization techniques. In this work, the leakage model of [18] is extended to accommodate the variations in the gate sizes as well as include the effect of systematic variations. The objective function of the optimization problem (3) under this model is shown to be a posynomial function of gate sizes. For delay, the Elmore delay model is used.
Statistical Leakage Model
Let ISi and IGi denote the sub-threshold leakage and the gate leakage of gate i respectively. The total leakage, IT i for gate i, is the sum of the sub-threshold leakage and the gate leakage as shown in Equation 6 .
Other sources of leakage such as Band-to-Band Tunneling (BTBT) through the reverse biased source-substrate and drain-substrate junctions will also become prominent in future technologies [11] . However, the current work only targets the sub-threshold leakage and gate leakage because statistical models have already been developed for them. The model developed in [18] assumed the sub-threshold leakage to be dependent on the gate length and threshold voltage. The gate leakage has an exponential dependence on the gate oxide thickness. Hence the total leakage of a circuit can be written as:
where ISo : Nominal sub − threshold leakage, IGo : Nominal gate leakage, c1, c2, c3, β : Fitting parameters.
The parameters can be expanded in terms of their systematic and random components to obtain the total leakage as shown in Equation (8) .
where
The leakage currents I So,i and I Go,i are dependent only on the systematic component of the variations, Lso,i = Ls,i + Lo,i and Vso,i = Vs,i+Vo,i. This work models the global variations in the gate length and the threshold voltage. Thus, the random variables corresponding to the parameters of the individual gates can be replaced by a single random variable for every parameter.
As a result of this, both the leakage components can be written as product of two factors, one common to all the gates in the circuit and the other factor dependent on the individual gate size wi.
Thus both gate leakage and sub-threshold leakage have the form Z = X · Y where X and Y are independent random variables. Hence, their mean and second moment can be computed using Equations (14) and (15) .
For the random variable dependent only on wi, the moments can be obtained as
where ki = I So,i for sub-threshold leakage and ki = I Go,i for the gate leakage component. Also, wso,i = wo,i + ws,i and E[w . Its moments can be computed using Equations (18) and (19) . [18] also utilizes these equations for computing the statistics of leakage.
Hence the mean and variance of total leakage can be computed by using Equations (12) through (19) and performing some algebraic manipulation. The complexity of computing the mean of the leakage is O(|N |) and that of computing the variance of the leakage is O(|N | 2 ).
Statistical Delay Model
The on-resistance of a gate i is inversely proportional to its size wi. Thus, using the Elmore delay model, the delay of gate i, di can be written as
where αi is a fitting parameter, C ld,i is the capacitive load at the output of gate i. The load capacitance (input capacitance of the fanout gates) is directly proportional to the sizes of the fanout gates. Hence, C ld,i = c · P j∈F O(i) wj, where F O(i) represents the set of fanout gates for gate i. c is the capacitance per unit size. βi captures the dependency of the delay on Li and Vi. This dependency is modeled up to its first order approximation. That is:
βL i and βV i correspond to the sensitivity of the delay di to Li and Vi. In the presence of variations, wi, Li, Vi and di are all random variables. Hence Equations (20) and (21) can be used to obtain the mean of the gate delay as:
It can be seen from Equation (22) that all the expectations can be easily computed except E[w −1 i ] as the expectation of the reciprocal of a normal random variable does not exist. We make a simplifying assumption here that E[w
so,i . The error involved in this approximation is around 3-4%. This error is quantified in the Appendix. Thus
From Equation (20) it is not possible to compute the variance of the gate delay. Hence, we use a simple model for the standard deviation of the gate such that the standard deviation of the gate delay is directly proportional to the standard deviation of the sizes of its fanout gates (this is a reasonable assumption as the variations in the load is expected to increase the variations in the delay). Also the standard deviation is assumed to be inversely proportional to its nominal size (δ captures this effect). Hence
These models for mean and standard deviation are used for computing the α-percentile, zα[Dp] of a path delay, Dp. Under the assumption of the path delays being random variables, the α-percentile of a path delay can be written as
where Cij = ρijσ(di)σ(dj) is the covariance of gate delays di and dj. |ρij| ≤ 1 is the correlation coefficient of di and dj. zα is the α-percentile of the standard normal random variable (N (0, 1)). From Equation (25), computations of the largest α-percentile in a circuit, requires the enumeration of all the paths and then computing their α-percentiles. This is a computationally expensive procedure. Hence in order to check whether a particular assignment of the gate sizes satisfies the delay constraints, we utilize Theorem 3.1. 
Hence, checking the satisfiability of an upper bound on the α-percentile of a path delay for a particular assignment of gate sizes, w guarantees that w is in the original feasible region. We now compute an upper bound on the zα[Dp]. It is clear that
Thus
Hence, the upper bound on the α-percentile of the delay can be written as
In order to check the feasibility of a particular gate size assignment, we need to check whether the path having largest z U α [Dp] satisfies the constraint. This can be done by assuming that every gate i in the circuit DAG has a fixed delay of µ(di) + zασ(di) (using Equation 28 ) and using Dijkstra's algorithm (the complexity of this is O (|N | + |E|) ). However, replacing the α-percentile of every path by its upper bound in the constraints results in a reduction in the feasible region of the optimization problem. Hence it might be possible that the optimal solution does not lie in the new feasible region. Thus, this transformation results in considerable reduction in the complexity at the cost of slight degradation in the quality of the solution. The quality of the solution can be improved by increasing the required time in the constraint.
OPTIMIZATION METHODOLOGY
Under the proposed leakage and delay models, the optimization problem is a multivariable non-linear optimization problem. However, when the delay constraints are replaced by their upper bounds, the problem becomes a Geometric Programming problem [16, 2] . This is of much significance as a particular class of geometric programs (where the objective and constraints are posynomials) can be transformed into convex optimization problems. For convex optimization problems an exact solution can be found as locally optimal solution is also the global optimum.
A posynomial function f of variable x ∈ R +n has the form
where αij ∈ R and βj ∈ R + . The significance of posynomials comes from the fact that they can be transformed into convex functions through the transformation, xi = e z i , ∀ i = 1, . . . , n. For the proposed leakage model, the objective function of the optimization problem (3) is a posynomial only if λ ≥ 0.5 (because the coefficient of one of the terms in the variance of total leakage becomes negative). Thus the optimization was performed for different values of λ such that λ ≥ 0.5. We now briefly describe the convex optimization algorithm used for solving our problem.
Optimization Algorithm
This paper uses the convex optimization algorithm used in [19] . The algorithm works by successively reducing the problem region by introducing cutting planes in every iteration. The cutting planes (or hyperplanes) are obtained by conditions on the gradient of the objective functions and that of the constraints. The cutting planes are chosen such that they guarantee the presence of the optimal solution in the problem region of the next iteration. Let x ∈ R +n be the decision variable, f (x) be the convex objective function and gi(x) ≤ Treq, i = 1, .., n be the convex constraints. Let S be the feasible set defined by {x : gi(x) ≤ Treq} and x * ∈ S be the optimal solution. Initially, the solution space is determined by the polytope defined by the set {x : xL ≤ x ≤ xU }, where xL and xU are the minimum and maximum possible values of x. Algorithm 1 outlines the convex optimization algorithm [19] for completeness. T and insert the hyperplane of the form c T x ≥ β = c T xc, update P . 5: If the size of the polytope P is less than a user specified limit , stop. Otherwise goto Step 1.
The center of the polytope in Step 1 is obtained by minimizing a log-barrier function. The complexity of computing the center has been shown to be O(|N | 2.5 ) [19] . The constraints in our problem are z U α [Dp] ≤ Treq.
EXPERIMENTAL RESULTS
The proposed optimization technique was implemented in C++. The tool takes in a blif file as well as the parameters of the leakage and delay models of the gates. The optimization methodology was tested on ISCAS'85 benchmark circuits. The parameters of the models were fitted to correspond to 0.13µm technology. In the following sections we study the effect of various parameters of the optimization problem such as λ, Treq and α-percentile on the quality of the obtained solution.
Effect of varying λ
With all other parameters (Treq, zα) fixed, the parameter λ varies the relative weight of mean(µ) and standard deviation (σ) in the optimization problem. Figure 2 show that for circuits C432 and C499, as λ increases from 0.5 to 1.0, the µ of the leakage decreases monotonically, whereas the σ increases monotonically. This shows that µ and σ are infact conflicting objectives in the case of leakage minimization. Hence, neither one of them can be neglected while performing the optimization. The main cause of this conflicting behavior is that the variations increase as the dimensions decrease. Since the expected leakage is a linear function of the gate sizes, decreasing the expected leakage reduces the sizes of the gates. This increases the variance of the sizes and hence the variance of the leakage power. 
Effect of varying Treq
This section discusses the power-delay trade-off for a circuit. From Figure 3 , we see that as the delay constraint is tightened, the expected leakage starts to increase rapidly. This can be attributed to the fact that delay minimization is achieved by assigning larger sizes to the gates. The sizes of large gates vary by small amount. Hence the variance of the leakage as well as delay decreases. Table 2 for a circuit tuned for performance, a significant power savings can be achieved by relaxing the delay constraint by only a small amount. From column 3 and 4, we see that an X amount of increase in delay can contribute to more than 2X reduction in the leakage. Figure 4 shows the probability distributions of an optimized circuit for different values of zα. While considering a gate delay model such as µ + zασ, a higher value of zα (3 or 4) corresponds to a more pessimistic delay model. As can be seen from Figure 4 and Table 2 , use of a worst case model causes the optimization to satisfy an extremely pessimistic delay constraint which leads to a design having unusually high leakage power. This gives an impression that even more optimization is required to bring down the power. The use of statistical models and optimization techniques removes this pessimism to provide the designer a much better estimate of the expected performance. The runtime of the optimization process for various benchmark circuits on an Intel Pentium IV-1.7GHz with 512MB RAM are outlined in Table 3 .
CONCLUSIONS
We presented a novel gate sizing technique for statistical optimization of leakage power subject to constraints on Table 3 : Gate sizes and runtimes of ISCAS'85 benchmark circuits some α-percentile of the circuit delay. We derived models for the leakage power in presence of variations in the gate sizes. A particular subclass of the formulated optimization problem was identified as being convex optimization problem. This problem was then solved exactly to obtain a low leakage implementation of the circuit. This technique provides sufficient freedom (by choosing the parameters of the optimization) to the designer to fine tune it for desired performance. The technique removes the pessimism associated with the worst case design to provide a better estimate of the expected performance.
APPENDIX
The inequality in Equation 30 holds irrespective of the probability distribution of random variable w [28] . 
Jensen's inequality states that if f is a convex function of random variable x, then
Since 1/w is a convex function, Equation (33) becomes
where wmin is the minimum value of the width that can be specified by the designer. The average gate size of the gates in the circuit is around 2-4 times the minimum size (only the gates along the critical path have big sizes, other gates have small sizes). Hence wso ∼ 4wmin. Hence Equation (35) 
Thus, the error in this approximation is less than 4%.
